


www.ti.com

4-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTOMATIC DIRECTION SENSING AND ±15-kV ESD PROTECTION

Check for Samples: TXB0104

FEATURES


- 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port (V_{CCA} ≤ V_{CCB})
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 5-µA Max I_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation



- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2500-V Human-Body Model (A114-B)
 - 1500-V Charged-Device Model (C101)
 - B Port
 - ±15-kV Human-Body Model (A114-B)
 - 1500-V Charged-Device Model (C101)

TERMINAL ASSIGNMENTS (GXU/ZXU Package)

(Chtorizhto i donago)										
	Α	В	С							
4	A4 GND B4									
3	A3	OE	B3							
2	A2	V _{CCA}	B2							
1	A1	V _{CCB}	B1							



A. N.C. - No internal connection

B. For RGY, if the exposed center pad is used, it must only be connected as a secondary ground or left electrically open.

- C. Pull up resistors are not required on both sides for Logic I/O.
- D. If pull up or pull down resistors are needed, the resistor value must be over 50 k $\!\Omega\!.$
- E. 50 k Ω is a safe recommended value, if the customer can accept higher Vol or lower Voh, smaller pull up or pull down resistor is allowed, the draft estimation is Vol = Vccout × 4.5k/(4.5k + Rpu) and Voh = Vccout × Rdw/(4.5k + Rdw).
- F. If pull up resistors are needed, please refer to the TXS0104 or contact TI.
- G. For detailed information, please refer to application note SCEA043.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.

TXB0104

SCES650F - APRIL 2006 - REVISED MAY 2012



www.ti.com

B2

B1



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

в

Α

YZT PACKAGE (TOP VIEW)							
	321						
D C B A							

	YZT Pa		5
	3	2	1
D	A4	GND	B4
С	A3	OE	B3

A2

A1

CICNINAENITC

V_{CCA}

V_{CCB}

DESCRIPTION/ORDERING INFORMATION

This 4-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V_{CCA} should not exceed V_{CCB} .

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The TXB0104 is designed so that the OE input circuit is supplied by V_{CCA} .

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

TA	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
	NanoFree™ — WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0.625-mm max height	Reel of 3000	TXB0104YZTR	2K_
	UFBGA – GXU	Reel of 2500	TXB0104GXUR	YE04
	UFBGA – ZXU (Pb-Free)	Reel of 2500	TXB0104ZXUR	YE04
	QFN – RGY	Real of 1000	TXB0104RGYR	VE04
	QFN - KGT	Reel of 1000	TXB0104RGYRG4	- YE04
–40°C to 85°C	uQFN – RUT	Reel of 3000	TXB0104RUTR	2KR
		Tube of EQ	TXB0104D	
	SOIC – D	Tube of 50	TXB0104DG4	TXD0104
	SOIC - D	Deal of 2500	TXB0104DR	- TXB0104
		Reel of 2500	TXB0104DRG4	
		Deal of 2000	TXB0104PWR	VE04
	TSSOP – PW	Reel of 2000	TXB0104PWRG4	- YE04

ORDERING INFORMATION⁽¹⁾

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

SCES650F - APRIL 2006 - REVISED MAY 2012

TEXAS INSTRUMENTS

www.ti.com

PIN DESCRIPTION PIN NO. BALL NO. FUNCTION NAME D, PW, GXU/ RUT YZT OR RGY ZXU B2 B2 A-port supply voltage 1.2 V \leq V_{CCA} \leq 3.6 V and V_{CCA} \leq V_{CCB}. 1 V_{CCA} 1 Input/output 1. Referenced to V_{CCA}. 2 2 A1 A3 A1 3 Input/output 2. Referenced to V_{CCA}. 3 A2 В3 A2 C3 4 4 A3 Input/output 3. Referenced to V_{CCA}. A3 5 5 A4 D3 A4 Input/output 4. Referenced to V_{CCA}. NC 6 No connection. Not internally connected. _ _ _ 7 B4 GND Ground 6 D2 3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. 8 12 В3 C2 OE Referenced to V_{CCA}. 9 NC No connection. Not internally connected. _ _ _ Input/output 4. Referenced to V_{CCB}. 10 7 C4 D1 Β4 11 8 C3 C1 В3 Input/output 3. Referenced to V_{CCB}. 12 9 B2 Input/output 2. Referenced to V_{CCB}. C2 Β1 Input/output 1. Referenced to V_{CCB}. 13 10 C1 A1 Β1 14 A2 V_{CCB} B-port supply voltage 1.65 V \leq V_{CCB} \leq 5.5 V. 11 Β1

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA}			-0.5	4.6	V
V _{CCB}	Supply voltage range		-0.5	6.5	v
V		A port	-0.5	4.6	V
VI	Input voltage range	B port	-0.5	6.5	v
N/	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	V
Vo	power-off state	B port	-0.5	6.5	v
V	Voltage range applied to any output in the high or low state ⁽²⁾	A port	-0.5	V_{CCA} + 0.5	V
Vo	voltage range applied to any output in the high of low state	B port	-0.5	$V_{CCB} + 0.5$	v
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
T _{stg}	Storage temperature range			150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.



www.ti.com

THERMAL IMPEDANCE RATINGS

				UNIT
		D package ⁽¹⁾	86	
	GXU/ZXU package ⁽¹⁾	129		
0	Declary the second instance declary	PW package ⁽¹⁾	113	0 0 AA
θ_{JA}	Package thermal impedance	RGY package ⁽²⁾	47	°C/W
		RUT package	TBD	
		YZT package	90	

(1) The package thermal impedance is calculated in accordance with JESD 51-7.

(2) The package thermal impedance is calculated in accordance with JESD 51-5.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾ ⁽²⁾

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT	
V_{CCA}	Supply voltage				1.2	3.6	V	
V _{CCB}	Supply voltage				1.65	5.5	v	
V	Lligh lovel input veltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCI} \times 0.65^{(3)}$	V _{CCI}	V	
VIH	High-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCA} \times 0.65$	5.5	v	
V	Low-level input voltage	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	$V_{CCI} \times 0.35^{(3)}$	V	
V _{IL}		OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	$V_{CCA} \times 0.35$	v	
	Voltage range applied to any	A-port			0	3.6		
Vo	output in the high-impedance or power-off state	B-port	1.2 V to 3.6 V	1.65 V to 5.5 V	0	5.5	V	
		A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40		
Δt/Δv	Input transition rise or fall rate	D port ipputo		1.65 V to 3.6 V		40	ns/V	
		B-port inputs	1.2 V to 3.6 V	4.5 V to 5.5 V		30		
T _A	Operating free-air temperature	e			-40	85	°C	

(1) The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V_{CCI} or both at GND. (2) V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V. (3) V_{CCI} is the supply voltage associated with the input port.



SCES650F - APRIL 2006 - REVISED MAY 2012

www.ti.com

ELECTRICAL CHARACTERISTICS⁽¹⁾ ⁽²⁾

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	M	v	T _A = 25°C	–40°C to 85°C		
Р	ARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN TYP MAX	MIN MAX	UNIT	
v		1 20.04	1.2 V		1.1		v	
V _{OHA}		I _{OH} = -20 μA	1.4 V to 3.6 V			V _{CCA} – 0.4	v	
		1 00.04	1.2 V		0.9		v	
V _{OLA}		I _{OL} = 20 μA	1.4 V to 3.6 V			0.4	v	
V _{OHB}		I _{OH} = -20 μA		1.65 V to 5.5 V		V _{CCB} – 0.4	V	
V _{OLB}		I _{OL} = 20 μA		1.65 V to 5.5 V		0.4	V	
l _l	OE	$V_I = V_{CCI}$ or GND	1.2 V to 3.6 V	1.65 V to 5.5 V	±1	±2	μA	
	A port	V_{I} or V_{O} = 0 to 3.6 V	0 V	0 V to 5.5 V	±1	±2		
I _{off}	B port	V_{I} or V_{O} = 0 to 5.5 V	0 V to 3.6 V	0 V	±1	±2	μA	
l _{oz}	A or B port	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V	±1	±2	μA	
			1.2 V	1.65 V to 5.5 V	0.06			
		$V_{I} = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V		5		
I _{CCA}		$I_{O} = 0$	3.6 V	0 V		2	μA	
			0 V	5.5 V		-2		
			1.2 V	1.65 V to 5.5 V	3.4			
		$V_{I} = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V		5		
I _{CCB}		$I_0 = 0$	3.6 V	0 V		-2	μA	
			0 V	5.5 V		2		
	1	$V_{I} = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V	3.5			
I _{CCA} +	ICCB	$I_0 = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V		10	μA	
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V	0.05			
I _{CCZA}		$I_{O} = 0,$ OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V		5	μA	
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V	3.3			
I _{CCZB}		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V		5	μA	
Ci	OE		1.2 V to 3.6 V	1.65 V to 5.5 V	3	4	pF	
<u>_</u>	A port		4.0.1/4-0.0.1/		5	6		
Cio	B port		1.2 V to 3.6 V	1.65 V to 5.5 V	11	14	pF	

 $\begin{array}{ll} \mbox{(1)} & V_{CCI} \mbox{ is the supply voltage associated with the input port.} \\ \mbox{(2)} & V_{CCO} \mbox{ is the supply voltage associated with the output port.} \end{array}$

SCES650F - APRIL 2006-REVISED MAY 2012

www.ti.com

TIMING REQUIREMENTS

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 V$

			V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	$V_{CCB} = 5 V$	UNIT
			TYP	TYP	TYP	TYP	UNIT
	Data rate		20	20	20	20	Mbps
tw	Pulse duration	Data inputs	50	50	50	50	ns

TIMING REQUIREMENTS

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

			V _{ССВ} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{ССВ} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			40		40		40		40	Mbps
tw	Pulse duration	Data inputs	25		25		25		25		ns

TIMING REQUIREMENTS

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (unless otherwise noted)

	-		V _{CCB} = ± 0.1		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			60		60		60		60	Mbps
t _w	Pulse duration	Data inputs	17		17		17		17		ns

TIMING REQUIREMENTS

over recommended operating free-air temperature range, V_{CCA} = 2.5 V ± 0.2 V (unless otherwise noted)

			V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			100		100		100	Mbps
tw	Pulse duration	Data inputs	10		10		10		ns

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

			V _{CCB} = 3 ± 0.3	V _{CCB} = 3.3 V ± 0.3 V		5 V /	UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
tw	Pulse duration	Data inputs	10		10		ns

www.ti.com

SWITCHING CHARACTERISTICS

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 V$

PARAMETER	FROM	то	V _{CCB} = 1.8 V	$V_{CCB} = 2.5 V$	V _{CCB} = 3.3 V	$V_{CCB} = 5 V$	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	(OUTPUT) TYP		ТҮР	ТҮР	UNIT	
	А	В	6.9	5.7	5.3	5.5		
t _{pd}	В	А	7.4	6.4	6	5.8	ns	
	05	А	1	1	1	1		
t _{en}	OE	В	1	1	1	1	μs	
		А	18	15	14	14	~~~	
t _{dis}	OE	В	20	17	16	16	ns	
t _{rA} , t _{fA}	A-port rise a	ind fall times	4.2	4.2	4.2	4.2	ns	
t _{rB} , t _{fB}	B-port rise a	ind fall times	2.1	1.5	1.2	1.1	ns	
t _{SK(O)}	Channel-to-channel skew		0.4	0.5	0.5	1.4	ns	
Max data rate			20	20	20	20	Mbps	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{ССВ} = ± 0.5		UNIT
		(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	А	В	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	
t _{pd}	В	A	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
	OE	А		1		1		1		1	
t _{en}	UE	В		1		1		1		1	μs
	05	А	5.9	31	5.7	25.9	5.6	23	5.7	22.4	
t _{dis}	OE	В	5.4	30.3	4.9	22.8	4.8	20	4.9	19.5	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	1.4	5.1	1.4	5.1	1.4	5.1	1.4	5.1	ns
t _{rB} , t _{fB}	t _{rB} , t _{fB} B-port rise and fall times		0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
t _{SK(O)}	Channel-to-o	Channel-to-channel skew		0.5		0.5		0.5		0.5	ns
Max data rate	a rate		40		40		40		40		Mbps

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (unless otherwise noted)

PARAMETER	FROM	TO	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3			V _{CCB} = 5 V ± 0.5 V	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	А	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	
t _{pd}	В	А	1.5	12	1.3	8.4	1	7.6	0.9	7.1	ns
	05	А		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μs
	05	А	5.9	31	5.1	21.3	5	19.3	5	17.4	
t _{dis}	OE	В	5.4	30.3	4.4	20.8	4.2	17.9	4.3	16.3	ns
t _{rA} , t _{fA}	A-port rise a	ind fall times	1	4.2	1.1	4.1	1.1	4.1	1.1	4.1	ns
t _{rB} , t _{fB}	B-port rise and fall times		0.9	3.8	0.6	3.2	0.5	2.8	0.4	2.7	ns
t _{SK(O)}	Channel-to-o	Channel-to-channel skew		0.5		0.5		0.5		0.5	ns
Max data rate	data rate		60		60		60		60		Mbps

SCES650F - APRIL 2006-REVISED MAY 2012

www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO	V _{CCB} = ± 0.2	2.5 V V	V _{ССВ} = ± 0.3		V _{CCB} = ± 0.5	V _{CCB} = 5 V ± 0.5 V	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
	А	В	1.1	6.3	1	5.2	0.9	4.7	20
t _{pd}	В	A	1.2	6.6	1.1	5.1	0.9	4.4	ns
	05	A		1		1		1	
t _{en}	OE	В		1		1		1	μs
	05	A	5.1	21.3	4.6	15.2	4.6	13.2	
t _{dis}	OE	В	4.4	20.8	3.8	16	3.9	13.9	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.8	3	0.8	3	0.8	3	ns
t _{rB} , t _{fB}	B-port rise and fall times		0.7	2.6	0.5	2.8	0.4	2.7	ns
t _{SK(O)}	Channel-to-o	channel skew		0.5		0.5		0.5	ns
Max data rate			100		100		100		Mbps

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	FROM	ТО	V _{CCB} = 3 ± 0.3		V _{CCB} = ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
	А	В	0.9	4.7	0.8	4	
t _{pd}	В	А	1	4.9	0.9	3.8	ns
	05	А		1		1	
t _{en}	OE	В		1		1	μs
	05	А	4.6	15.2	4.3	12.1	
t _{dis}	OE	В	3.8	16	3.4	13.2	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.7	2.5	0.7	2.5	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	2.1	0.4	2.7	ns	
t _{SK(O)}	Channel-to-c	channel skew		0.5		0.5	ns
Max data rate			100		100		Mbps



OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

						V _{CCA}				
			1.2 V	1.2 V	1.5 V	2.5 V	3.3 V			
						V _{CCB}				
PARAMETER		TEST CONDITIONS	5 V	1.8 V	1.8 V 1.8 V 1.8 V 2.5 V 5 V 5 TYP TYP TYP TYP TYP TYP					UNIT
			TYP	TYP	TYP	TYP	TYP	TYP	TYP	
<u> </u>	A-port input, B-port output	$C_{-0} f_{-10} MH_{7}$	7.8	10	9	8	8	8	9	
C _{pdA}	B-port input, A-port output	$C_{L} = 0, f = 10 \text{ MHz},$ $t_{r} = t_{f} = 1 \text{ ns},$	12	11	11	11	11	11	11	рF
C	A-port input, B-port output	OE = V _{CCA}	38.1	28	28	28	29	29	29	рг
C _{pdB}	B-port input, A-port output	(outputs enabled)	25.4	19	18	18	19	21	22	
<u> </u>	A-port input, B-port output	$C = 0.5 = 10 MH_{\pi}$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	
C _{pdA}	B-port input, A-port output	$C_{L} = 0, f = 10 \text{ MHz},$ $t_{r} = t_{f} = 1 \text{ ns},$ $OE = GND$ (outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.01	~ -
C	A-port input, B-port output		0.01	0.01	0.01	0.01	0.01	0.01	0.03	pF
C _{pdB}	B-port input, A-port output		0.01	0.01	0.01	0.01	0.01	0.01	0.04	1



www.ti.com

PRINCIPLES OF OPERATION

Applications

The TXB0104 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another.

Architecture

The TXB0104 architecture (see Figure 1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0104 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

The output one shots detect rising or falling edges on the A or B ports. During a rising edge, the one shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at V_{CCO} = 1.2 V to 1.8 V, 50 Ω at V_{CCO} = 1.8 V to 3.3 V, and 40 Ω at V_{CCO} = 3.3 V to 5 V.





Figure 1. Architecture of TXB0104 I/O Cell

Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0104 are shown in Figure 2. For proper operation, the device driving the data I/Os of the TXB0104 must have drive strength of at least ±2 mA.



www.ti.com



A. V_T is the input threshold voltage of the TXB0104 (typically $V_{CCI}/2$).

B. V_D is the supply voltage of the external driver.

Figure 2. Typical I_{IN} vs V_{IN} Curve

Power Up

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0104 has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0$ V).

Enable and Disable

The TXB0104 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs acutally get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

Pullup or Pulldown Resistors on I/O Lines

The TXB0104 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0104 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k Ω to ensure that they do not contend with the output drivers of the TXB0104.

For the same reason, the TXB0104 should not be used in applications such as I²C or 1-Wire where an opendrain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.


TXB0104

TEXAS INSTRUMENTS

SCES650F - APRIL 2006-REVISED MAY 2012

www.ti.com





A. C_L includes probe and jig capacitance.


B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , dv/dt \geq 1 V/ns.

C. The outputs are measured one at a time, with one transition per measurement.

D. t_{PLH} and t_{PHL} are the same as t_{pd} .

- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with the output port.

G. All parameters and waveforms are not applicable to all devices.



Page

SCES650F - APRIL 2006 - REVISED MAY 2012



www.ti.com

REVISION HISTORY

Changes from Revision E (February 2010) to Revision F

Added notes to pin out graphics.



16-Aug-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TXB0104D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104GXUR	ACTIVE	BGA MICROSTAR JUNIOR	GXU	12	2500	TBD	SNPB	Level-1-240C-UNLIM	-40 to 85	YE04	Samples
TXB0104PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAGAU	Level-1-260C-UNLIM	-40 to 85	2KR	Samples
TXB0104YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(2K ~ 2K7)	Samples
TXB0104ZXUR	ACTIVE	BGA MICROSTAR JUNIOR	ZXU	12	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



16-Aug-2013

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXB0104 :

• Automotive: TXB0104-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nomina	al											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0104GXUR	BGA MI CROSTA R JUNI OR	GXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2
TXB0104PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TXB0104RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXB0104RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1
TXB0104YZTR	DSBGA	YZT	12	3000	180.0	8.4	1.49	1.99	0.75	4.0	8.0	Q2
TXB0104ZXUR	BGA MI CROSTA R JUNI OR	ZXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Aug-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0104GXUR	BGA MICROSTAR JUNIOR	GXU	12	2500	338.1	338.1	20.6
TXB0104PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TXB0104RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
TXB0104RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0
TXB0104YZTR	DSBGA	YZT	12	3000	182.0	182.0	17.0
TXB0104ZXUR	BGA MICROSTAR JUNIOR	ZXU	12	2500	338.1	338.1	20.6

GXU (S-PBGA-N12)

PLASTIC BALL GRID ARRAY




B. This drawing is subject to change without notice.



ZXU (S-PBGA-N12)

PLASTIC BALL GRID ARRAY



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. This package is a lead-free solder ball design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.


This drawing is subject to change without notice. QFN (Quad Flatpack No-Lead) package configuration. Β.

C.



LAND PATTERN DATA






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exersize extreme caution.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.





B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated