FRDM-K20D50M

Table of Contents
1 Title
2 Block Diagram
3 FRDM K20D50M OpenSDA INTERFACE
4 I/O Headers and Power Supply

Revisions
<table>
<thead>
<tr>
<th>Rev</th>
<th>Description</th>
<th>Date</th>
<th>Approved</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Prototype Release</td>
<td>08/28/12</td>
<td>L. PUEBLA</td>
</tr>
<tr>
<td>B</td>
<td>Production Release</td>
<td>11/21/12</td>
<td>L. PUEBLA</td>
</tr>
<tr>
<td>C1</td>
<td>Respin Release</td>
<td>01/21/13</td>
<td>L. PUEBLA</td>
</tr>
<tr>
<td>D9</td>
<td>D9 pop fix</td>
<td>01/29/13</td>
<td>L. PUEBLA</td>
</tr>
</tbody>
</table>
1. Unless Otherwise Specified:
   - All resistors are in ohms, 5%, 1/8 Watt
   - All capacitors are in uF, 20%, 50V
   - All voltages are DC
   - All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:
   - _B Denotes - Active-Low Signal
   - <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Hashed blocks indicate optional items that will not be populated by default.